Abstract
Introduction
On-chip DC-DC converters are necessary in portable equipments today. Palm sized devices like cellular phones, personal digital assistants, digital cameras, music players, and other multimedia entertainments demand highly accurate and efficient switching power converters. While providing accurate output voltage across every loading condition is a concerned parameter, current-mode control DC-DC converter is one of the popular subjects today. It senses the current of the power switch and turns the switch off at a programmable level of current. Thus, the switching duty cycle is not directly controlled, but depends on control current as well as on the converter sensing currents, output voltages, and supply input voltage [1] . The control-to-output transfer function of current-mode buck converters can be expressed as The two poles exhibit low Q-factors in CPM, leading to a single pole response. The second pole appears in the vicinity of 115 kHz near the switching frequency and LHP zero formed by filter capacitor and its ESR. A monolithic current-mode CMOS DC-DC buck converter with on-chip current sensing technique is presented [2] as shown in Fig. 1 . One of the popular compensating techniques for DC-DC converters is pole-zero cancellation. The compensator must generate a pair of pole-zero to counteract the control-to-output dominant pole and form a new suitable dominant pole for the new unity gain frequency designed. However, large capacitors needed for compensation occupy substantial space. Minimizing the size of capacitors could alleviate the tradeoff between cost and performance thereby maximizing profit.
Two capacitor multiplier techniques are proposed in [3] The other popular current-mode technique of capacitor multiplier is shown in Fig. 3 . The concept is to sense the current through a small capacitor, then amplify and bypass the amplified current across the two terminals of the small capacitor. Then, the equivalent capacitor is derived by the following equations 
Several capacitor multiplier circuits have been proposed. The voltage-mode Miller capacitor multiplier proposed in [4] needs a negative gain amplifier. Besides, the amplifier must have no input DC current because such a DC current results in large leakage and output spur in PLL designs. Therefore, a non-inverting amplifier followed by a negative unity gain buffer is necessary although there is still a leakage current flowing through feedback resistors. We will run into another restriction if the multiplication factor is large enough to induce severe gain compression because the operational amplifier experiences large voltage swing. A current-mode capacitor multiplier is proposed in [5] . However, current mirrors can only amplify one direction of the current flowing through the small capacitor and extra DC bias currents are necessary for this technique. Thus, a novel bidirectional current-mode capacitor multiplier for on-chip DC-DC converters' compensation is proposed in this paper.
This novel bidirectional current-mode capacitor multiplier in on-chip DC-DC converters' compensation is presented in Section 2. Single-ended and two-ended capacitor multiplier architectures are analyzed to meet two types of compensators in DC-DC converters. Simulation results of proposed capacitor multipliers in current-mode DC-DC buck converter on-chip compensation are addressed in Section 3. We make a conclusion in Section 4.
Proposed Techniques

Single-Ended Capacitor Multiplier
The conventional OTA compensator consists of by an OTA, a resistor R Z1 and a capacitor C Z1 as shown in The transfer function is given by
According to the zero and pole generated from equation (4), two frequency compensation components R Z1 and C Z1 can be derived.
Since the current through capacitor C Z1 is bidirectional, the proposed architecture has to amplify the current through small capacitor bi-directionally. Besides, the current charging or discharging capacitor C Z1 is tiny when compensator works. Thus, these small resistors are not enough to against the offset voltage of operational amplifier. Substantially large resistors are required in this technique. When NMOS transistor operating in triode region, its equivalent impedance is given by
If the gate-source voltages and drain-source voltages are equal, the equivalent impedances of two triode-region NMOS transistors are inversely proportional to their aspect ratios. The proposed single-ended capacitor multiplier in OTA compensator is constructed as shown in Fig. 5 . The equivalent circuit of proposed single-ended capacitor multiplier within OTA compensator is shown in Fig. 6 . The operational amplifier as a voltage follower is modeled to be a single pole operational amplifier whose gain is as After high frequency components are neglected, the transfer function of the OTA compensator with singleended capacitor multiplier is derived as (7) if g m0 R is much larger than 1 and C C1 r O1 is much smaller than
Then, the zero and pole generated by the proposed capacitor multiplier in this OTA compensator can be written as the following equations and assume that R O is much larger than R Z1 . 
Two-Ended Capacitor Multiplier
Based on the single-ended capacitor multiplier architecture, a novel two-ended architecture of capacitor multiplier is proposed.
Fundamental type II compensator is composed of an error amplifier, two resistors and two capacitors shown in Fig. 7 . The transfer function of the fundamental type II compensator is given by Replacing this fundamental type II compensator by the new two-ended capacitor multiplier is as shown in In which the small signal current flowing through both sides of small capacitor C Z1 is multiplied by a factor K. C C1 is one component of Miller compensation and r O1 is the output impedance of first stages of the voltage followers. If the value of C C1 r O1 is much smaller than those of C Z1 KR 2 and C 2 R 2 , the transfer function can also be simplified to be (11).
In fact, equation (10) is similar to equation (11) since the value of capacitor C 1 is much larger than that of C 2 . According to (7) and (11), the small capacitor C Z1 is effectively multiplied by a factor K. Therefore a large valued capacitor is built by this proposed bidirectional capacitor multiplier technique.
Simulation Results and Discussion
Specifications of DC-DC Converter
The specifications of our current-mode DC-DC buck converter in this paper are listed in Table 1 . 
Under Rapid Load-Current Changes
We step the load current from 10mA to 400mA and back to 10mA with rising and falling time of 2µs in this part.
Figs. 10 and 11 show the transient responses for load-current variations. We can see that there is no oscillation in the simulation results. It means that the stability of current-mode control DC-DC buck converter with our proposed capacitor multiplier architectures is the same as that of the conventional designs.
It is evident that the proposed architecture has the same transient response and load regulation as those of the conventional OTA compensator and type II compensator. Although, it consumes 8.82µA for single-ended capacitor multiplier in OTA compensator and 18.16µA for two-ended capacitor multiplier in type II compensator. 
Conclusion
In this paper, we propose bidirectional single-ended and two-ended current mode capacitor multiplier architectures make both the OTA compensator and type II compensator of current-mode DC-DC buck converter easily be integrated on a chip. This approach has the same frequency and transient responses as those of the original one. Furthermore, it can vastly decrease the physical area of capacitor by a factor of 200. Not only lessen the number of components on printed circuit board, but also reduce die area occupied by compensator of DC-DC buck converter at the sacrifice of more quiescent current about 9µA and 19µA. 
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